ı	02 (Amended) A data processor performing data processing based on
2	an 8-bit instruction, comprising:
3	a plurality of registers;
4	a decoding unit decoding an 8-bit instruction, the instruction independently
5	designating:
6	one of a plurality of operations including transfer and calculation;
7	one of the plurality of registers as a source operand, and
8	one of the plurality of registers as a destination operand;
9	wherein at least one of the source operand register and the destination
0	operand register is capable of storing an address exceeding 16 bits; and
1	an execution unit for executing the decoded instruction.
1	63. (Amended) A data processor performing data processing based on
2	an 8-bit instruction, comprising:
3	a plurality of registers;
4	a decoding unit decoding an 8-bit instruction, the instruction independently
5	designating:
6	one of a plurality of operations including transfer and calculation;
7	one of the plurality of registers as a source operand, and
8	one of the plurality of registers as a destination operand;
9	wherein at least one instruction is further followed by a linear absolute
10	address of more than 16 bits; and
l 1	an execution unit for executing the decoded instruction.
1	64. (Amended) A data processor performing data processing based on
2	an 8-bit instruction, comprising:
3	a first register and a second register,
4	a decoding unit decoding an 8-bit instruction,

5	a judgment means for judging which one of sign-extending and zero-
6	extending is to be performed on operand data is made depending on which of the
7	first register and the second register is designated as the destination operand in the
8	instruction, and
9	an execution unit for executing the decoded instruction.
1	65. (Amended) A data processor performing data processing based on
2	an 8-bit instruction, comprising:
3	a plurality of registers;
4	a decoding unit for decoding an 8-bit instruction, the instruction
5	independently designating:
6	one of a plurality of operations including transfer and calculation;
7	one of the plurality of registers as a source operand, and
8	one of the plurality of registers as a destination operand;
9	wherein an address register and a data register are included in the plurality
0	of registers, and
1	an address stored in the address register is longer than data stored in the
12	data register.

## Please add the following new Claims 66-79:

- 1 66. The data processor of Claim 63, wherein the plurality of 2 registers includes at least one register storing an address exceeding 16 bits.
- 1 67. The data processor of Claim 64, wherein the data processor
  2 performs data processing based on an 8-bit instruction, the instruction
  3 independently designating:
  4 one of a plurality of operations including transfer and calculation;
  5 one of the registers as a source operand, and
- 6 one of the registers as a destination operand.

I	oo. A data processing method for performing data processing of an o-on
2	instruction, comprising
3	decoding a first portion of the 8-bit instruction which independently designates
4	one of a plurality of operations including transfer and calculation,
5	decoding a second portion of the 8-bit instruction which independently designates
6	one of a plurality of registers as a source operand,
7	decoding a third portion of the 8-bit instruction which independently designates
8	one of the plurality of registers as a destination operand,
9	wherein at least one of the source operand register and the destination operand
0	register is capable of storing an address exceeding 16 bits; and
1	executing the instruction in accordance with the decoded results.
1	69. A data processing method for performing data processing of an 8-bit
2	instruction, comprising
3	decoding a first portion of the 8-bit instruction which independently designates
4	one of a plurality of operations including transfer and calculation,
5	decoding a second portion of the 8-bit instruction which independently designates
6	one of a plurality of registers as a source operand,
7	decoding a third portion of the 8-bit instruction which independently designates
8	one of the plurality of registers as a destination operand,
9	wherein the instruction is further followed by a linear absolute address exceeding
0	16 bits; and
1	executing the instruction in accordance with the decoded results.
1	70. The data processing method of Claim 69, wherein the plurality of
2	registers includes at least one register storing an address exceeding 16 bits.
1	71. A data processing method for performing data processing of an instruction
2	using a processor having a first register and a second register, comprising

3	judging which one of sign-extending and zero-extending is to be performed on
4	operand data depending on which of the first register and the second register is designated
5	as the destination operand in the instruction, and
6	performing one of sign-extending and zero-extending on operand data which is
7	judged to be performed.
1	72. The data processing method of Claim 71, wherein the instruction is an 8-
2	bit instruction which independently designates:
3	one of a plurality of operations including transfer and calculation;
4	one of a plurality of registers as a source operand, and
5	one of the plurality of registers as a destination operand;
6	the data processing method further comprising:
7	decoding a first portion of the 8-bit instruction which independently
8	designates one of a plurality of operations including transfer and calculation,
9	decoding a second portion of the 8-bit instruction which independently
10	designates one of a plurality of registers as a source operand, and
11	decoding a third portion of the 8-bit instruction which independently
12	designates one of the plurality of registers as a destination operand, and
13	executing the instruction in accordance with the decoded results, including
14	performing one of sign-extending and zero-extending which is judged to be
15	performed.
1	73. A data processing method for performing data processing of an 8-bit
2	instruction, comprising
3	decoding a first portion of the 8-bit instruction which independently designates
4	one of a plurality of operations including transfer and calculation,
5	decoding a second portion of the 8-bit instruction which independently designates
6	one of a plurality of registers as a source operand,
7	decoding a third portion of the 8-bit instruction which independently designates
8	one of the plurality of registers as a destination operand,

10	registers, and an address stored in the address register is longer than data stored in the
11	data register; and
12	executing the instruction in accordance with the decoded results.
1	74. A recording medium recording machine readable program instructions
2	executed by a processor, the processor performing data processing of an 8-bit instruction
3	comprising
4	a first portion which independently designates one of a plurality of operations
5	including transfer and calculation,
6	a second portion which independently designates one of a plurality of registers as
7	a source operand, and
8	a third portion of the 8-bit instruction which independently designates one of the
9	plurality of registers as a destination operand,
10	wherein at least one of the source operand register and the destination operand
11	register is capable of storing an address exceeding 16 bits.
1	75. A recording medium recording machine readable program instructions
2	executed by a processor, the processor performing data processing of an 8-bit instruction
3	comprising
4	a first portion which independently designates one of a plurality of operations
5	including transfer and calculation,
6	a second portion which independently designates one of a plurality of registers as
7	a source operand, and
8	a third portion of the 8-bit instruction which independently designates one of the
9	plurality of registers as a destination operand,
10	wherein the instruction is further followed by a linear absolute address exceeding
11	16 bits.
1	76. The recording medium of Claim 75, wherein the plurality of registers
2	includes at least one register storing an address exceeding 16 bits.

wherein an address register and a data register are included in the plurality of

9

1	77. A recording medium recording machine readable program instructions
2	executed by a processor, the processor performing data processing of an 8-bit instruction,
3	the 8-bit instruction comprising:
4	a designation of one of a first register and a second register as containing a
5	destination operand for the instruction,
6	wherein a judgment of which one of sign-extending and zero-extending is to be
7	performed on operand data is made depending on which of the first register and the
8	second register is designated as the destination operand in the instruction.
1	78. The recording medium of Claim 77, wherein the 8-bit instruction further
2	comprises:
3	a first portion which independently designates one of a plurality of operations
4	including transfer and calculation,
5	a second portion which independently designates one of a plurality of registers as
6	a source operand, and
7	a third portion of the 8-bit instruction which independently designates one of the
8	plurality of registers as a destination operand,
9	wherein the first register and the second register are included in the plurality of
0	registers.
1	79. A recording medium recording machine readable program instructions
2	executed by a processor, the processor having a plurality of registers, the processor
3	performing data processing of an 8-bit instruction comprising:
4	a first portion which independently designates one of a plurality of operations
5	including transfer and calculation,
6	a second portion which independently designates one of a plurality of registers as
7	a source operand, and
8	a third portion of the 8-bit instruction which independently designates one of the
O	nlurality of registers as a dectination operand

wherein an address register and a data register are included in the plurality of registers, and an address stored in the address register is longer than data stored in the data register.

-8-